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ABSTRACT
OPTIMIZATION OF CMOS AT DEEP CRYOGENIC TEMPERATURES
by Prabjot Kaur Dhillon
Cryogenic CMOS is a sought-out technology because of its applications to fields like
quantum computing and deep space exploration. Though slight advancements have been
made within the field of cryogenic CMOS technology, there persists critical challenges that
need to resolve to further advance the field. Hence, there is a need to solve challenges like
understanding the undesirable effects due to the device physics at cryogenic temperatures
such as high threshold voltage, kink-effects, abnormal subthreshold swing etc. and
developing reliable circuit models because many rely on analytical modeling. The research
models a NMOS ON-current and subthreshold slope at temperatures of 300K and 4K using
Technology Computer-Aided Design (TCAD) by applying a single set of calibrated
parameters. Additionally, detailing a proposed trap distribution model to reproduce abnormal
subthreshold slope observed from 4K to 300K. The research also achieves to introduce an
electron and hole mobility model for a wide temperature range since there has not been a
unified model developed for silicon carriers from 4K to 300K. Lastly, the research aims to
optimize MOSFETs at deep cryogenic temperatures by applying the calibrated parameters.
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1.1

INTRODUCTION
Desirability of Cryogenic CMOS Technology
With the ability to perform up to a million computations, quantum computers help in

solving the world’s most challenging and computationally extensive problems. Quantum
computers can be applied to a variety of optimization problems that present day
supercomputers are unable to achieve. These problems include companies wanting to balance
risk of their investment portfolios, pharmaceutical companies modeling molecules to
understand drug interactions, simulating chemical reactions to create efficient batteries for
electrical vehicles, etc. [1]. The applications are endless, and the advantages are far more
exceptional than present day supercomputers.
The computer architecture of a supercomputer and quantum computer vastly differ.
Supercomputers evaluate combinations of problems successively, instead of in parallel.
While quantum computers can create extensive multidimensional spaces for large problems
[1]. Supercomputers store information in bits, where the bit is either zero or one. Quantum
computers use quantum bits, or qubits. Qubits store data in a state of superposition, hence
they can be zero and one at the same time. Because of this characteristic, qubits have the
functionality of processing information in parallel. In 2019, Google’s quantum computer,
Sycamore, accomplished a mathematical calculation in less than four minutes, outperforming
today’s most powerful supercomputer by 158 million times [2]!
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Due to the promising outlook, many companies such as IBM, Honeywell, PsiQuantum,
Microsoft etc. are getting involved in the quantum computing field. The investment,
development, and research being put into the field is essential for its advancement. The
approach to building a quantum computer differs from company to company. Companies like
PsiQuantum leverage photonics to generate qubits, claiming that it is the most efficient way
to scale to a million qubits in order perform useful computation [2]. While companies like
Google and IBM use superconducting qubits in their quantum computers. IBM currently has
the largest quantum computer with 127 superconducting qubits (Fig. 1) [3]. Though different
approaches may be beneficial in the advancement of the technology, the big question is how
can the system efficiently scale up the number of qubits?

Fig. 1. IBM Q System One [3].
The key to efficiently scale quantum computers is to operate CMOS technology at
cryogenic temperatures, about zero Kelvin. CMOS technology has always been desirable and
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the driving force of the electronics business. This is due to the scaling trends which provide
denser and faster integrated chips. The scaling trends suggests reducing the channel length to
improve overall performance and density. Though the downfall is the total chip power
consumption increases. Fig. 2 shows the trend of power supply, threshold voltage, gate oxide
thickness against the channel length [4]. Performance improvements are substantially
degraded below 1.5V because the threshold voltage decreases more slowly, causing
inflexible device designs at increased electric fields [4].

Fig. 2. Power Supply Voltage (𝑉𝑑𝑑 ), threshold voltage (𝑉𝑡 ), and gate oxide thickness (𝑡𝑜𝑥 ),
vs. MOSFET channel length [4].
However, by operating CMOS at cryogenic temperatures, there are numerous advantages
that arise. These include improvements in the ON-state current, leakage current, subthreshold
swing, and transconductance. Having such device characteristics become desirable to
applications like deep space exploration, quantum computer, high-energy physics
experiments, etc. Specifically with quantum computers, qubits at cryogenic temperatures
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maintain minimal noise and are stable enough to perform useful computation.
1.2

Problem Statement
Though research has been performed concerning cryogenic CMOS, much of the

development has been on older process nodes [5]. Older process technology is known to
have limited performance compared to the present-day nanoscale CMOS process. There has
not been much research carried out on the newer technology, though there have been a few
achievements like quantum transport in 40-nm MOSFETs at deep cryogenic temperatures
[6]. However, these slight advancements are not enough in the field of cryogenic CMOS
technology, there remains crucial challenges that need to be uncovered to further advance the
field. For instance, there are undesirable effects at the device level include high threshold
voltage, hysteresis, kink effects, hot-carrier degradation, abnormal subthreshold swing, etc. It
is essential that there be research carried out to further understand these effects and propose
solutions to mitigate. Furthermore, when it comes to CMOS device characterization at deep
cryogenic temperatures, there presents a need of physical and reliable circuit models.
By addressing these challenges will further enable the necessary development of cryo-CMOS
technology needed to efficiently scale quantum computers.
1.3

Thesis Objectives
There are three primary objectives for this thesis. The first objective is to introduce an

electron and hole mobility model for a wide temperature range since there has not been a
unified model developed for silicon carriers from 4K to 300K. The second objective is
modeling cryogenic NMOS ON-state current and subthreshold slope using Technology
Computer-Aided Design (TCAD) based on a single set of parameters that are calibrated.
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Finally, the third objective is to optimize the MOSFETs by applying the set of parameters
and settings that are calibrated.
1.4

Thesis Organization
This thesis is organized in 6 chapters:

Chapter 1: States the primary motivation behind researching cryogenic CMOS technologies
and the goal of this thesis.
Chapter 2: Background information and literature review.
Chapter 3: The calibration of parameters and modeling the ON-state current and subthreshold
slope of a NMOS device.
Chapter 4: Mobility model for undoped silicon electron and hole for a wide temperature
range.
Chapter 5: Optimization of MOSFET through the implementation of pre-calibrated
parameters and settings.
Chapter 6: Conclusion to the thesis.
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2

BACKGROUND OF CRYOGENIC CMOS

2.1

Introduction
This chapter will cover the background of the characteristics of CMOS devices at deep

cryogenic temperatures. Firstly, the concepts of mobility, subthreshold slope, threshold
voltage, and carrier freeze-out at cryogenic temperatures are discussed. Then, non-ideal
characteristics foreseen in CMOS at cryogenic temperatures like the kink-effect and
hysteresis are mentioned.
2.2

Physical Device Parameters at Cryogenic Temperatures
There are associated characteristics that are present in advanced semiconductor devices at

cryogenic temperatures due to the device physics. First off, there is an overall increase in
mobility, subthreshold slope, and threshold voltage. Furthermore, the phenomenon known as
carrier freeze out is prevalent at cryogenic temperatures. The following sections will detail
these physical device parameters.
2.2.1

Mobility

Scattering mechanisms in MOS devices determine the mobility of the carriers.
The three major scattering mechanisms are coulomb scattering, surface roughness scattering,
and phonon scattering. The total effective electron mobility because of scattering
mechanisms can be obtained by employing Matthiessen’s rule (Equation 1).
Equation 1: Matthiessen’s rule (Version 1)
1
µ𝑒𝑓𝑓

=

1
1
1
+
+
µ𝑐𝑏 µ𝑝ℎ µ𝑠𝑟
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Coulomb scattering is the presence of electrostatic charges impacting the flow of channel
carriers. The free carriers end up neutralizing some of the charges, which modifies their
distribution in the region and screen external scattering mechanisms. The screening effect in
turns decreases the coulomb scattering, especially at higher inversion charge concentrations.
As T increases, coulomb scattering will decrease. Surface roughness scattering occurs when
the vertical electric field pushes the carriers to the interface. As T increases, the carrier can
have a higher energy hence being more resistant to the surface roughness scattering. Phonon
scattering is due to lattice vibrations. This can be explained as collisions between the
electrons and the vibrating lattice. As the temperature increases there is more phonon
scattering, hence a higher mobility. Fig. 3 indicates the different scattering mechanisms and
their effect on the mobility in relation to the temperature.

Fig. 3. Major scattering mechanisms in universal mobility curve on n-channel Si MOSFET
[7].
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For instance, one can observe that at higher electrical fields, coulomb scattering is less
due to screening since a sheet of electrons is formed to protect from the electric fields from
the impurity charges.
2.2.2

Subthreshold Slope

The subthreshold slope, SS, is defined as the gate voltage needed to increase the
subthreshold current by one decade. Specifically, it is the measure of the rate at which charge
diffuses from the channel region when the device is off. Ideally, a low subthreshold slope is
desired. To calculate the subthreshold slope, Equation 2 is used.
Equation 2: Subthreshold slope
𝑆𝑆 (𝑇) = ln(10) ×

𝑛𝑘𝑇
𝑞

𝐶

× (1 + 𝐶 𝑠𝑖 )
𝑜𝑥

From Equation 2, one can infer that SS decreases as T, the temperature, decreases. n, the
ideality factor, is also dependent on the temperature. At room temperature, where n=1, SS is
~ 60mV/decade. The SS at cryogenic temperatures such as 3K, is ~ 0.6mV/decade.
2.2.3

Threshold Voltage

The threshold voltage is the gate voltage that is necessary to create strong inversion.
Equation 3 is used to calculate the threshold voltage, VTH , of an NMOS.
Equation 3: Threshold voltage
𝑉𝑇𝐻 = 𝑉𝐹𝐵 + 2Ф𝐵 + 𝛾√2Ф𝐵
In Equation 3, 𝑉𝐹𝐵 is the flat band voltage, Ф𝐵 is the barrier voltage, and 𝛾 is the body
effect coefficient. Since the freeze-out effect dominates at cryogenic temperatures, there are
less free carriers present. Freeze-out also affects the lattice vibrations which makes the
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mobility increase. The observed trend from experimental data is that as the temperature
decreases, the threshold voltage will increase.
2.2.4

Carrier Freeze Out Effect

At room temperature dopants can fully ionize because there is enough thermal energy,
however as the temperature begins to decrease the probability of carrier freeze out to take
effect increases. For instance, if one looks at a PMOS device, as the temperature begins to
decrease the fermi level will get closer to the valence band, hence the density of the mobile
carriers will decrease in an exponential manner. All states within the valence band are
neutrally charged because the carriers do not have enough energy to move into the
conduction band from the valence band. Fig.4 shows how the carrier concentration is
dependent on the temperature. Due to freeze out there is a continuous decrease of the carrier
concentration with the decrease in temperature. The carrier concentrations even begin to
decrease at higher temperatures and is much substantial for lower doping levels. This drop in
carrier concentration is significant because the resistance will increase.

Fig. 4. P-type silicon material dependent on temperature, where carrier concentrations are (1)
2 × 1016 cm−3 , (5) 2 × 1012 cm−3 , (7) 2 × 1016 cm−3 , and (9) 3 × 1016 cm−3 [8].
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2.3

Kink Effect/Floating Body Effect
There is also a presence of the kink effect, also known as the floating body effect, at

cryogenic temperatures. In Fig.5 one can see that once 𝑉𝐷𝑆 is large enough, there comes a
point where the drain current experiences an abrupt increase, displaying a “kink” in the IV
curve.

Fig. 5. IDS − VDS of thin-oxide NMOS at different temperatures from 298K to 4.2K [9].
In partially depleted SOI MOSFETs, the kink effect occurs because of the majority
carriers produced by impact ionization end up being stored in the body, hence increasing the
body potential, and lowering the threshold voltage. This effect can also be observed in fully
depleted SOI MOSFETs where a negative back gate voltage facilitates the accumulation of
holes near the back of the interface causing the kink effect. This in turn leads to undesirable
effects that cause off-state leakages degrading the device.
2.4

Hysteresis
Another abnormal behavior at deep cryogenic temperatures is hysteresis. Hysteresis is

caused due to gradual ionization of traps between the gate oxide and the substrate [10]. This
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is because at low temperatures, the ionization rate is much slower. When transitioning from
the linear region to saturation region, more time is taken to form the depletion layer.
Therefore, the current is much higher than ideal until the necessary amount of drain voltage
is obtained [10]. Then the current decreases and saturates at a constant value. This effect can
be seen in Fig. 6.

Fig. 6. Hysteresis of MOSFET at low temperatures [10].
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3
3.1

MODELING OF ON-STATE CURRENT AND SUBTHRESHOLD SLOPE
Introduction
When it comes to researching and developing cryogenic electronics, most depend on

analytical modeling [11] because TCAD lacks the maturity to model cryogenic CMOS
effectively. This is due to the fact that there does not exist fine-tuned parameters at cryogenic
temperatures [11], unidentified physics (“abnormal SS” present at cryogenic temperatures
[12][13]), and convergence problems [14]. Because of the present convergence problems,
most simulations performed in TCAD will go up to 77K. These simplified models do not
apply well when trying to reach 15K [15]. Hence, to be able to model a reliable MOSFET at
4K is necessary to advance development in the field of cryo-CMOS.
According to the SS equation of a MOSFET, the SS is expected to scale with
temperature, so at cryogenic temperature the SS should be steep. For instance, at 4K and n=1
the SS is about 0.8mV/dec, which in return enhances the 𝐼𝑂𝑁 /𝐼𝑂𝐹𝐹 trade off. Though
experimentally, the observations show a different trend. This trend indicates that as the
temperature decreases, the SS is 10mV/dec at 50K and 15mV/dec at 70K. The explanation of
this abnormal SS trend can be supported by two popular theories. The most plausible theory
is the existence of band tail states in the silicon [12][13]. The second theory is the existence
of traps at the oxide/channel interface degrading the SS [16]. This theory is also encouraged
since at cryogenic temperatures there is an increase in noise of 1/f. However, because of
convergence issues present in TCAD, this theory has only been analyzed systematically and a
very large interface trap density is needed to describe the decay. Hence, the research
demonstrates the application of TCAD to model a nMOSFET ON-state current and SS with
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appropriate parameter settings. The research even investigates the use of interfacial traps to
model the abnormal SS.
3.2

TCAD Model and Simulation
TCAD is used to simulate the experiments because it is the preferred software to develop

and optimize semiconductor processing technologies and devices. The device used for the
simulation was a 0.35µm technology nMOSFET with W/L=10µm/10µm at temperatures of
300K and 5K. While the gate oxide thickness was, 𝑡𝑜𝑥 , 7.6nm and a drain bias of 0.1V was
applied. [17] does not illustrate the fabrication process hence to achieve sufficient matching
in [17], 0.35µm technology node is used since it is an older and widely used process. Fig.7
displays the device simulated in TCAD using SProcess [18]. SProcess models the fabrication
process of semiconductor devices like etching, deposition, diffusion, implantation, etc. The
device is accurate because one can see at the gate edge the oxide is thickened owing to Poly
Reox and because of the source/drain lowered.

Fig. 7. Cross-section of the simulated 0.35µm nMOSFET [18].
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To simulate the ID − VG curves, SDevice is utilized. To achieve good convergence,
certain settings were applied. The type of analysis applied was a transient simulation which
included extrapolation and Backward-Euler. 80-bit precision is applied to ensure numerical
stability. For precise trap modeling, the trap level discretization is raised to 1000. For the
mobility calculations, the Philip Unified Mobility model and Lombardi Model for surface
scattering were used. The parameters used for the Philip Unified Mobility come from [19].
Fermi-Dirac statistics is also employed. The incomplete ionization model is off because the
doping is anticipated to completely ionize when in the ON-state. The velocity saturation
model is also turned off since only 𝑉𝐷 = 0.1𝑉 is used.
Fig. 8 indicates that the ON-state current and SS fit respectably at 300K and 5K. There
were 2 calibrations that were achieved during the simulation. The first one being Lombardi
model’s acoustic phonon scattering. Equation 4 is used for the acoustic phonon scattering
portion.
Equation 4: Acoustic phonon scattering
µ𝑎𝑐

𝑁 + 𝑁2 𝜆
𝐵 𝐶 ( 𝑁0 )
=
+ 1
𝐹⊥
𝑇 𝑘
𝐹⊥ 3 (300𝐾 )

In Equation 4, 𝑁 is the total doping concentration, 𝑇 is the temperature, 𝐹⊥ is the normal
component of the electric field at interface, and the rest are fitting constraints. For most of the
parameters, default values are used. However, to fit the 300K and 5K data well, parameter C
is 340 cm5/3 V −2/3 s −1 and parameter K is 0.45.
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Fig. 8. Experimental and simulated ID − VG curves in linear (top) and log (bottom) scales at
temperatures of 300K and 5K [18].
From the results, it was found that the ON-state current fits well, though the simulated SS
(~1mV/dec) and threshold voltage are too small at 5K (Fig. 8). Also,
6 × 1013 cm−2 eV −1 acceptor traps are assigned in a uniform fashion between Ec − 5meV and
Ec + 25meV at the oxide/silicon interface [18]. The selection of the energy range and density
of the trap is based on a manual fitting, this is described in more detail in the following
section.
3.3

Modeling Abnormal SS Using Interface Traps
Though interface traps can be understood to model the SS at 5K, these traps can also

model the SS at different temperatures. The research studies how the SS varies with oxide
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thickness, gate length, and drain voltage. By using a transient simulation, the research was
able to effectively account for the trap capturing and emission times. The capture rate is
reliant on temperature due to thermal velocity (Equation 5).
Equation 5: Capture rate

𝑐 = 𝜎𝑣𝑡ℎ,0 √

𝑇
𝑛
300𝐾

In Equation 5, 𝜎 is the cross-section, 𝑣𝑡ℎ,0 is the thermal velocity at 300K, 𝑇 is the
temperature, and 𝑛 is the carrier concentration.
3.3.1

Temperature Variation

To study the effects of interfacial traps on the SS, a device of W/L =1µm/5µm is
constructed and two different oxide thicknesses were investigated, t ox = 10nm and t ox =
2nm [18]. A script was then written in svisual to simulate ID − VG curves with VD = 1mV. In
order to fit the SS of different temperatures using interfacial traps, the highest temperature
with abnormal SS is fitted first. Firstly, the fermi level locations at the start and end of the
subthreshold region are classified and then a uniform trap is allocated between the two
locations. The next temperature follows the same fitting protocol with the traps from the
prior fit kept. These fits are completed up to 4K and in the end the shape is modified to
achieve a smoother curve [18].
Fig.9 showcases ID − VG curves with oxide thickness of 10nm with and without traps
present. Fig.10 shows the optimized trap profile to replicate the abnormal SS at multiple
temperatures. To extract the SS, the slope is taken from the ID − VG curves when ID =
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10−13 A and 10−10 A. Fig.11 shows this SS extraction and is plotted against the experimental
values [12].

Fig. 9. 𝐼𝐷 − 𝑉𝐺 at various temperatures with single set of traps (solid) and without traps
(dash) [18].
The goal of these fits was to exhibit the prospect of fitting SS by using just one setting of
trap distribution, since the only information from [12] was that they used 28nm technology
while other device parameters like doping were unknown. What is observed is that the
findings are like that of [12] at 300K. By using the trap profiles that were developed, the
research was able replicate the SS curve (Fig. 10) [18].
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Fig. 10. Trap distributions that replicate the abnormal SS at all temperatures for 2 distinct
oxide thicknesses [18].
3.3.2

Gate Insulator Variation

Acceptor traps effects on the ID − VG curves are supported inversely on the gate oxide
capacitance [18]. For technologies like FETs, to attain the same result more traps need to be
placed. Hence to achieve this, the oxide thickness, 𝑡𝑜𝑥 , is 2nm and an additional optimal trap
profile is defined in Fig.10 and the SS is plotted in Fig.11. The “Beckers” data is
experimental data from [12]. Though the abnormal SS can fit, the total integrated charge is
1.14 × 1012 cm−2 which turns out to be 5 times more than the first profile, verifying against
the oxide capacitance which is 5 times higher as well [18].
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Fig. 11. S.S. as a function of temperature [18].
3.3.3 Drain Voltage Variation
Next, the influence of drain induced barrier lowering (DIBL) is studied when using
interface traps to model abnormal SS. Device specifications include L = 0.5µm, W =
0.5µm, and t ox = 2nm and the trap profile from Fig.10 modeled with several drain voltages,
𝑉𝐷 [18]. Fig.12 shows the extracted SS as a function of temperature. The SS resembles the
general observation in the experiment and that the ID − VG curves are similar at varying VD .
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Fig. 12. SS vs. Temperature for varying 𝑉𝐷 for L=0.5µm and 𝑡𝑜𝑥 = 2𝑛𝑚 [18].
A noteworthy observation made is that because of the abnormal SS, there is serious
degradation in SS owing to the DIBL at high temperatures while at cryogenic temperatures
the degradation is significantly less prevalent [18]. This observation is made from Fig. 12,
13, and 14.

Fig. 13. ID − VG at various 𝑉𝐷 with interface trap distribution at 4K [18].
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Fig. 14. ID − VG at various 𝑉𝐷 with interface trap distribution at 300K [18].
3.4

Conclusion
The research showcases the use of TCAD software to model the ON-state characteristics

and SS of nMOSFET where a specific set of parameters and settings were applied at 300K
and 5K. Moreover, the work validates its results to the experimental results. Most
importantly, it was found that the oxide/channel interface acceptor traps close to the
conduction band edge contribute to the abnormal SS from 300K to 4K, even with the
presence of DIBL. Overall, the research opens the gateway to simulate and enhance cryoelectronics in TCAD.
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4
4.1

ELECTRON AND HOLE MOBILITY MODEL
Introduction
In a quantum computer, CMOS must operate at deep cryogenic temperatures (4.2K and

lower) to reduce noise and latency between the qubits and readout circuity. Viable
semiconductor devices to achieve this include the bulk, SOI, and FinFET. To be able to
create a qubit and CMOS integrated chip, entails that cryogenic CMOS be improved so that
the produced heat is also reduced. Hence, to create reliable models and set of parameters are
essential to facilitate the implementation of cryogenic CMOS.
Efforts have been made to study cryogenic CMOS modeling at the compact model stage.
For instance, [20] studies from temperatures of 4.2K to 300K the linear region mobility of a
device. References [21] and [22] developed compact CMOS models for 77K and 4.2K.
Moreover, there have been developments in modeling cryogenic CMOS in TCAD. The
studies include abnormal SS, incomplete ionization, high field saturation models. Challenges
due arise with modeling electron mobility at cryogenic temperatures. This is due to the fact
of the presence of negative differential velocity. According to reference [23], the Canali high
field saturation model [24] has unusual findings below 20K. Part of the model can be
improved using the Selberherr model [25], however the low and medium electric field
portions below 77K are not modeled well. The model itself cannot capture the low field
mobility and negative differential velocity. Thus, to have reliable TCAD simulations and to
develop precise compact models, the need for a low field and high field mobility model is
essential.

22

Experimental data of Si electron mobility for a wide temperature range is hard to come
across from. The research intends to use the modified Farahmand model to model each of the
experimental data in references [26] and [27]. Functions are developed to model the
temperature reliant parameters in this model in order to predict the expected the mobilities at
4K.
4.2

Modeling and Calibration
To calculate the low field mobility in TCAD, the undoped bulk mobility model, µ𝑏𝑢𝑙𝑘 , is

summed with other mobility models by applying Matthiessen’s rule (Equation 6). In
Equation 6, µ𝑙𝑜𝑤 is the total low electric field mobility, µ𝑑𝑜𝑝𝑒𝑑 is the impurity dependent
mobility, and µ𝑆𝐶 is the surface scattering mobility. With the presented model, there is ability
to include additional scattering mechanisms.
Equation 6: Matthiessen’s rule (Version 2)
1
µ𝑙𝑜𝑤

=

1
µ𝑏𝑢𝑙𝑘

+

1
µ𝑑𝑜𝑝𝑒𝑑

+

1
+⋯
µ𝑆𝐶

Firstly, the experimental data are digitized from [26], this data includes hole <100> and
electron <111> and electron <100> from [27]. Canali model is utilized to fit electron <111>
data. Then, the Canali model is applied to the fit the electron <111> data (Equation 7). The
parameters within Equation 7 that are temperature dependent include 𝛽, µ𝑙𝑜𝑤 , and 𝑣𝑠𝑎𝑡 . They
also consist of the following values: βsat =1, T0 =130, b =3, β0 =0.4.
Equation 7: Canali model
1
𝛽 −𝛽

µ𝑙𝑜𝑤 𝐸
) )
µ = µ𝑙𝑜𝑤 (1 + (
𝑣𝑠𝑎𝑡
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Table 1 includes all the derived equations that consist of parameters dependent on
temperature. Fig. 15 displays the calibration results for electron mobility in transport
direction of <111>.
Table 1
Temperature-dependent parameters of Farahmand model [28].
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Fig. 15. The figure at top is Canali model and figure on bottom is the modified Farahmand.
Electron velocity vs. electric field at 8K, 20K, 45K, 77K, 110K, 160K, 220K, 245K, 300K,
370K, and 430K. Continuous lines correspond to the model while dots correspond to the
experiment. The orange dashed lines is the predicted 4K result [28].
The model itself covers a wide temperature range. µ𝑙𝑜𝑤 and 𝑣𝑠𝑎𝑡 are calibrated using
equations from [26], in which the parameters attain the temperature-dependent low field
mobility and saturation velocity to match well with the experimental findings [28].
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µ𝑙𝑜𝑤 and 𝑣𝑠𝑎𝑡 are the same in <100> and <111> directions for the electron because they are
isotropic in Si. At low temperature and medium electric field, the negative differential
velocity appears in <100> direction. This is because the electrons moving at the transverse
valleys increase in temperatures, gaining enough energy to enter the longitudinal valleys
[26]. This effect cannot be seen in the <111> direction because of the lack of symmetry and
intervalley scattering [28]. Since the Canali model cannot be used in this case, the modified
Farahmand model is implemented (Equation 8) [29]. In Equation 8, µ1 , β, α, γ, 𝐸1 , and 𝐸0
are parameters that have been derived via equations and can be seen in Table 1.
Equation 8: Modified Farahmand model

µ=

𝐸 𝛼
𝐸𝛽−1
µ𝑙𝑜𝑤 + µ1 (𝐸 ) + 𝑣𝑠𝑎𝑡 𝛽
0
𝐸1
𝐸 𝛼
𝐸 𝛽
1 + 𝛾 (𝐸 ) + (𝐸 )
0

1

The calibrated model can effectively take in account the negative differential velocity
(Fig. 16). <111> electron mobility is calibrated using the modified Farahmand model. This
can be seen in Fig. 15. In comparison the fit using the Canali model, it seems that overall, it
has a better fit especially in the high electric field area.
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Fig. 16. Electron velocity <100> vs. electric field at 8K, 20K, 45K, 77K, 110K, 160K, 245K,
and 300K. Continuous lines correspond to the model while dots correspond to the
experiment. The orange dashed lines is the predicted 4K result using the modified Farahmand
model [28].
The hole velocity in the <100> begins to have a leveled plateau at temperatures below
30K and at moderate electric field. By applying the same equations, the data can be fitted
well and can be seen in Fig.17. Furthermore, for the hole, the 𝑣𝑠𝑎𝑡 parameters are developed
so that they fit well with the experimental data [24] at high temperatures. At temperatures,
below 24K, the observation made is that the hole mobility at low electric fields begins to
differ from theory. An explanation for this occurrence would be because of impurities.
Therefore, when fitting the 6K data and inferring the 4K curve, the research obtains
5×105cm2/Vs and 7×105cm2/Vs with impurities <1012cm-3 from experimental data [28].
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Fig. 17. Hole velocity <100> vs. electric field at 6K, 24K, 30K, 45K, 77K, 110K, 160K,
200K, 245K, 300K, 370K, and 430K. Continuous lines correspond to the model while dots
correspond to the experiment. The orange dashed lines is the predicted 4K result using the
modified Farahmand model [28].
4.3

Analysis
When developing and calibrating the model, schemes were applied to prevent overfitting.

The most dominant model used to model negative differential velocity is the Farahmand
model and it has been appropriate for TCAD implementation. The µ𝑙𝑜𝑤 and 𝑣𝑠𝑎𝑡 parameters
have defined values, though at times are calibrated to the experimental data. For the
parameters which are temperature dependent, differentiable equations are developed. The 4K
curves are then predicted which can be seen in Figs. 15-17. The parameter values are
recorded in Table 2. The variation between the modified Farahmand model and the Canali
model is < 20% for electric fields greater than 100V/cm [28].
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Table 2
Parameters for both electrons and holes at 4K (Farahmand model) [28].

The presented work will be of great importance when it comes to self-heating
simulations. For device application like in quantum computing, the temperature range for the
single device should not go beyond the 4K-40K limit. Hence, another set of parameters are
defined for this use case. The same model is intended to have a good fit for the experimental
data below 45K, including 45K. These parameters are shown in Table 3. The curve fit for
<100> electron mobility can be seen in Fig.18, while the curve fit for <100> hole mobility
can be seen in Fig.19.

Fig. 18. Electron velocity <100> vs. electric field at 8K, 20K, and 45K using the parameters
presented in Table 3. Continuous lines correspond to the model while dots correspond to the
experiment [28].
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Fig. 19. Hole velocity <100> vs. electric field at 6K, 24K, 30K, and 45K using the
parameters presented in Table 3. Continuous lines correspond to the model while dots
correspond to the experiment [28].
Table 3
Temperature-dependent parameters of Farahmand model (6K-45K) [28].
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The overall process applied to fit the parameters will be discussed next. According to
Equation 8, µ𝑙𝑜𝑤 begins to dominate because of the small electric field. As the electric field
slowly increases, the second term in the numerator of Equation 8 will dominate to capture the
negative differential velocity. This effect is reliant 𝐸0 , γ, and µ1 and

µ1
γ

. Once it reaches high

electric fields, the third term must lead, and this is dependent on 𝐸1 . To have the third term
dominate, requires that β be larger than α. Manual fittings are accomplished for each of the
temperatures by altering the parameters in Equation 8. Through this process, attention to
detail was made to ensure smoothness in the fit. Overall, the fitting was assessed on three
methods. The first being creating fits that can achieve the overall trend of the experimental
data, such as the negative differential velocity. Then, making sure the parameter values for
both electron and hole are reasonable in manner. Lastly, to attain an average fitting error to
the experimental curves be less than 10%. Figures 18 and 19 retain an error of 3.8% and
1.4% [28].

4.4

Conclusion
The research sought to develop and calibrate a Si mobility model that is field-dependent

and temperature-dependent for electron in transport directions of <100> and <111> as well as
hole in transport direction of <100> [28]. The correlation between the carrier mobilities and
the electric field is centered on the modified Farahmand model. The model achieves to
capture the negative differential velocity and the functions are smooth enough to effectively
predict the carrier mobility at 4K [28].
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5
5.1

OPTIMIZATION OF MOSFETS
Introduction
There are fundamental benefits when scaling MOSFETS, though there are unwanted

effects such as short channel effect (SCE), drain induced barrier lowering (DIBL), hot carrier
degradation, etc. Though by operating at cryogenic temperatures, many of these unwanted
effects are subsided and the performance is much better because of reduced on-resistance and
higher switching rate, which entails the devices will have lower power dissipation. Chapter 5
of this thesis dives into the optimization of MOSFETs operating at cryogenic temperatures.
Reference [30] presents a theory to predict the threshold voltage of short-channel
IGFET’s. When the space between the source and drain begins to reduce, the electrostatic
potential distribution under the gate increases in contrast to the long-channel theory.
Reference [30] details a simple model that uses geometrical approximation in combination
with charge conservation assessment. The resultant is a threshold voltage equation that is
simple yet preserves intuition of the initial charge conservation. Fig.4 from reference [30]
illustrates the effect of the substrate doping on the threshold voltage for a junction depth,
𝑟𝑗 , 0.5µm. To improve the short channel-effect, a back-gate bias is applied. This experimental
data will aid in modeling the device and once the simulated results match [30], the research
will continue to optimize the modeled device at cryogenic temperatures with the appropriate
parameters and settings.
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5.2

TCAD Simulation
A pMOSFET device is simulated in TCAD which has an oxide thickness of 500Ȧ,

junction depth of 0.5µm, an applied backgate bias of 5V. A set variable for the SDE is gate
length, L, from 0.5µm to 6µm in increments of 0.5µm. Multiple projects were created for
each doping concentration: 𝑁𝐷 =1e15cm−3, 1e16cm−3 , 5e16cm−3 , and 1e17cm−3 . SDevice
was then used to simulate the ID − VG curves. A script was then written to extract the
threshold voltage where it would probe the ID − VG curve when ID = 1e − 9 A. Fig. 20
shows the cross-section of the simulated pMOSFET when 𝑁𝐷 =1e16cm−3 and L= 6 µm.

Fig. 20. Cross-section of the simulated pMOSFET.
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Equation 9 is used to find the threshold voltage, 𝑉𝑇 . This equation is applicable if and
only if the channel length of the MOSFET is larger in comparison to the source and drain’s
junction depth. In Equation 9, 𝑉𝐹𝐵 is the flatband voltage, Ф𝐹 is the surface potential, 𝑄𝐵 is
the fixed charge due to the ionized impurity of the depletion area, and 𝐶𝑂𝑋 is the oxide
intrinsic capacitance [30]. The bulk charge’s purpose is to increase the threshold voltage.
Though with short channel, the bulk charge does not make that great of an impact because
some of the field lines deriving from the bulk charge are cancelled in the 𝑝+ islands. Hence,
in short-channel MOSFETS the threshold voltage is expected to be lower. The threshold
voltage equation only takes in account the edge-effects of 𝑄𝐵 [30]. The flatband voltage, 𝑉𝐹𝐵 ,
is defined by the metal-semiconductor work function difference and the fixed charge in the
oxide, hence it is constant beneath the channel (Equation 10).
Equation 9: Threshold voltage [30]
𝑉𝑇 = 𝑉𝐹𝐵 − 2Ф𝐹 −

𝑄𝐵
𝐶𝑂𝑋

Equation 10: Flatband Voltage
𝑉𝐹𝐵 = Ф𝑀 − Ф𝑆 = Ф𝑀 − 𝜒 −

𝐸𝐺
𝑁𝐷
+ 𝑉𝑇 𝑙𝑛 ( )
2𝑞
𝑛𝑖

Fig.21 shows the simulated data from TCAD for various concentrations against the
experimental data. For the channel length of 0.5µm and 1µm, |𝑉𝑇 − 𝑉𝐹𝐵 | simulated is smaller
than the experimental. This outcome can be because of the greater effect of charge sharing
and drain induced barrier lowering (DIBL). For the doping concentration of 1e15 cm−3 , the
threshold voltage could not be extracted because of the presence of too much short channel
effect and channel length modulation.

34

8
7

|Vt-Vfb| (volts)

6
5
4
3
2
1
0
0

1

2

3

4

5

6

L(µm)
1e17 Experimental

5e16 Experimental

1e16 Experimental

1e15 Experimental

1e15 Simulated

1e16 Simulated

5e16 Simulated

1e17 Simualted

Fig. 21. |𝑉𝑇 − 𝑉𝐹𝐵 | 𝑣𝑠. 𝐿 (𝑐ℎ𝑎𝑛𝑛𝑒𝑙 𝑙𝑒𝑛𝑔𝑡ℎ) with back gate bias of 5V. Experimental data
from [30] is displayed in comparison to the simulated data.
Overall, the simulated results matched the experimental, hence the research continues to
implement the parameters and settings needed to achieve convergence near 4K, which was
mentioned in detail in Chapter 3 of this thesis. From the results, the threshold voltage is
extracted for the various temperatures and channel lengths. The findings are evaluated and
then optimization is performed on a NMOS with p-type well. The variables for this device
include gate lengths of 0.2µm, 0.5µm, and 1µm in which the P-Well is 1e16cm−3 . A drain
bias of 0.1V is applied as well as 1V and extract the threshold voltages from ID − VG curves
at various temperatures. This will be discussed in detail in the following section.
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5.3

Results and Discussions
Fig.22 shows the threshold voltage, Vth , against various channel lengths for temperatures

ranging from 50K – 300K where VD = −1V and VB = 0V. Fig.23 shows the threshold
voltage, Vth , against various channel lengths for temperatures ranging from 50K – 300K
where VD = −1V and VB = 5V. What can be inferred from Fig.22 and Fig.23 is that the short
channel effect (SCE) is improved at lower temperatures. Improved SCE implies that overall
device performance is improved as the gate length is reduced at cryogenic temperatures. The
significance of this finding is that unwanted effects like SCE that were apparent as transistors
were being scaled down to reduce the power dissipation, improve the resistance and
capacitance, etc. is plausible if operated down to cryogenic temperatures.
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Fig. 22. 𝑉𝑡ℎ vs. L for 50K, 77K, 100K, 200K, and 300K. 𝑁𝐷 =1 × 1015 𝑐𝑚−3, 𝑉𝐷 = −1𝑉, and
𝑉𝐵 = 0𝑉.
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Fig. 23. 𝑉𝑡ℎ vs. L for 50K, 77K, 100K, 200K, and 300K. 𝑁𝐷 =1 × 1015 𝑐𝑚−3 , 𝑉𝐷 = −1𝑉, and
𝑉𝐵 = 5𝑉.
In Fig.24 and Fig.25 are the threshold voltage extractions for the NMOS device with Ptype well. Fig.24 has an applied drain vias of 0.1V while Fig.25 has a drain bias of 1V. For
gate length, Lg , of 0.2µm the extracted data was inconclusive because of the length being too
short. To see how DIBL performs at lower temperatures, the difference of Vth between 0.1V
and 1V is found and then plotted the difference for various temperatures for each gate length
to get the DIBL (Fig.26). From Fig.26, the gate length of near 1µm, DIBL does slightly
reduce at lower temperatures, while a gate length of 0.5µm DIBL is surely improved at lower
temperatures. This is the case because there is less subthreshold slope degradation because of
less punch-through and drain control.
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Fig. 24. 𝑉𝑡ℎ 𝑣𝑠. 𝑇𝑒𝑚𝑝𝑒𝑟𝑎𝑡𝑢𝑟𝑒 𝑓𝑜𝑟 𝑣𝑎𝑟𝑖𝑜𝑢𝑠 𝑔𝑎𝑡𝑒 𝑙𝑒𝑛𝑔𝑡ℎ𝑠 𝑎𝑛𝑑 𝑉𝐷 = 0.1𝑉.
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Fig. 25. 𝑉𝑡ℎ 𝑣𝑠. 𝑇𝑒𝑚𝑝𝑒𝑟𝑎𝑡𝑢𝑟𝑒 𝑓𝑜𝑟 𝑣𝑎𝑟𝑖𝑜𝑢𝑠 𝑔𝑎𝑡𝑒 𝑙𝑒𝑛𝑔𝑡ℎ𝑠 𝑎𝑛𝑑 𝑉𝐷 = 1𝑉.
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Fig. 26. DIBL vs. Temperature for various gate lengths, 𝐿𝑔 .
5.4

Conclusion
This chapter intended to apply the calibrated parameters and settings from Chapter 3 for

cryogenic temperatures for devices in TCAD. Specifically, the optimization of pMOSFET
and NMOS with P-Well. The findings indicate the devices end up having improved short
channel effect (SCE) and drain induced barrier lowering (DIBL) when operating at cryogenic
temperatures.
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CONCLUSION
In closing, the research conducted was the first to calibrate a set of parameter and settings

to be applied at temperatures of 300K and 5K using TCAD to simulate and model the ONstate characteristics and SS of NMOS, which was also validated against the experiment. In
particular, the results indicated that by placing oxide/channel interface acceptor traps close to
the conduction band (~ 30meV), can model the abnormal SS that can be seen from 300K –
4K. Furthermore, the research aims to develop and calibrate a unified field-dependent and
temperature-dependent mobility model in Si for both electron and hole in specific transport
directions. The model successfully captures the negative differential velocity, and the curve
fittings are smooth which allows to correctly deduce the carriers at 4K. Finally, the research
aims to optimize MOSFET devices by applying the parameters and settings model introduced
in Chapter 3. The findings from these simulations imply improvement in SCE at cryogenic
temperatures.
To further optimize cryogenic CMOS, there are plenty of undesirable effects at cryogenic
temperatures that need to be evaluated. Moreover, deeper research can be done in
understanding the interface traps at cryogenic temperatures. The implementation and review
of the electron and hole mobility model would be essential to its application to TCAD
simulations. This in turn would make the model more reliable and effective. Lastly, the
optimization was only carried out on the MOSFET, future work would include the
implementation on various devices such as SIO, FinFET, etc.
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